

Docket No. AUS920010973US1

**CLAIMS:**

What is claimed is:

1. A method of managing system reset interrupts,  
5 comprising:  
    receiving a system reset interrupt for a logical  
    partition;  
    determining if an operation on the logical partition  
    is being performed at the time the system reset interrupt  
10 is received; and  
    deferring handling of the system reset interrupt  
    until after the operation on the logical partition is  
    completed.
- 15 2. The method of claim 1, further comprising storing  
    contents of registers of a processor associated with the  
    logical partition in a context memory buffer in response  
    to receiving the system reset interrupt.
- 20 3. The method of claim 1, further comprising  
    determining if the system reset interrupt is a hard  
    reset.
4. The method of claim 3, wherein if the system reset  
25 interrupt is a hard reset, a system reset interrupt delay  
    flag is cleared and the processor is reallocated to a  
    global processor available pool.
5. The method of claim 1, wherein the operation is a  
30 hypervisor call, and wherein deferring handling of the  
    system reset interrupt until after the operation on the  
    logical partition is completed includes:

Docket No. AUS920010973US1

setting a system reset interrupt flag; and  
changing a return control instruction to a branch  
instruction that branches to a routine for simulating the  
system reset interrupt.

5

6. The method of claim 5, further comprising:  
restoring register context for the processor after  
setting the system reset interrupt flag and changing the  
return control instruction; and  
10 returning control to the operation.

7. The method of claim 1, wherein deferring handling of  
the system reset interrupt until after the operation on  
the logical partition is completed includes:

15 checking a system reset interrupt flag to determine  
if it is set; and  
resetting a return control instruction to an  
original value in a jump table for a processor associated  
with the logical partition, if the system reset interrupt  
20 flag is set.

8. An apparatus for managing system reset interrupts,  
comprising:

means for receiving a system reset interrupt for a  
25 logical partition;  
means for determining if an operation on the logical  
partition is being performed at the time the system reset  
interrupt is received; and  
means for deferring handling of the system reset  
30 interrupt until after the operation on the logical  
partition is completed.

2025 RELEASE UNDER E.O. 14176

9. The apparatus of claim 8, further comprising means for storing contents of registers of a processor associated with the logical partition in a context memory buffer in response to receiving the system reset interrupt.

10

15

20

25

30

14. The apparatus of claim 8, wherein the means for  
deferring handling of the system reset interrupt until

Docket No. AUS920010973US1

after the operation on the logical partition is completed includes:

means for checking a system reset interrupt flag to determine if it is set; and

- 5 means for resetting a return control instruction to an original value in a jump table for a processor associated with the logical partition, if the system reset interrupt flag is set.

- 10 15. A computer program product in a computer readable medium for managing system reset interrupts, comprising:

first instructions for receiving a system reset interrupt for a logical partition;

- 15 second instructions for determining if an operation on the logical partition is being performed at the time the system reset interrupt is received; and

third instructions for deferring handling of the system reset interrupt until after the operation on the logical partition is completed.

20

16. The computer program product of claim 15, further comprising fourth instructions for storing contents of registers of a processor associated with the logical partition in a context memory buffer in response to  
25 receiving the system reset interrupt.

17. The computer program product of claim 15, further comprising fifth instructions for determining if the system reset interrupt is a hard reset.

30

18. The computer program product of claim 17, wherein if the system reset interrupt is a hard reset, a system

